

DEVICE AND METHOD FOR REDUCING THE NUMBER OF ADDRESSES OF
FAULTY MEMORY CELLS

5

Background of the Invention:

Field of the Invention:

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2

array are checked which overcome the above-mentioned disadvantages of the heretofore-known methods and devices of this general type.

5 With the foregoing and other objects in view there is provided, in accordance with the invention, a method for reducing a number of addresses to be stored and further processed when memory cells of a memory array are checked, the method includes the steps of:

10 further processing an address of a memory cell having been detected as faulty during a test method, as a first fault address;

15 comparing the first fault address, in a first comparison process, with a second fault address, the second fault address constituting an address of at least one of a word line and a bit line to be completely repaired;

20 neither storing nor further processing the first fault address, if the first fault address corresponds to the second fault address; and

storing the first fault address, if the first fault address
25 and the second fault address do not correspond.

An advantage of the invention is that the addresses of memory cells which have been detected as faulty during a test method are further processed as fault addresses and are compared with two fault addresses in a first comparison method. The second
5 memory addresses represent addresses of word line sections and/or bit line sections which are to be completely repaired. Word line sections and bit line sections refer to the areas of a word line or bit line which usually are, or have to be, completely replaced.

If the result of the comparison in the first comparison method is that the first fault addresses and the second fault addresses correspond, the first fault addresses are not further processed any more and preferably deleted.

Another mode of the invention, includes the steps of checking, in a second comparison process, whether more than a given number of first fault addresses of a bit line and/or a word line is stored for a word line and/or a bit line; detecting an
20 address of the word line and/or the bit line for which more than the given number of first fault addresses is stored, as a further new second fault address; and taking the further new second fault address into account in subsequent first comparison processes.

Further advantageous embodiments of the invention are defined in the dependent claims. The first fault addresses which do not correspond to the second fault addresses in the first comparison method are checked in each case for a word line
5 section and/or bit line section to determine whether a predefined number of first fault addresses is exceeded per word line section and/or bit line section. If this is the case, the corresponding word line section and/or bit line section is detected as being a word line section and/or bit line section which has to be completely repaired, and taken into account as a new second fault address in further first comparison processes. In this way, the second fault addresses are continuously updated and the first fault addresses which have to be stored and further processed are thus continuously reduced in number.

A complete address (a bit address and a word address) of a faulty memory cell is preferably used as the first fault
address.

20 Depending on the embodiment of the memory array to be checked, the predefinable number of addresses of the faulty memory cells for the second comparison method differs for the word line sections and for the bit line sections. In this way, the
25 method according to the invention can be adapted to the different number of replacement bit line sections and

replacement word line sections for a word line section and for a bit line section.

In a further preferred embodiment, a plurality of bit lines which are combined to form a bit line block are identified with a single bit block address. In this way, the number of first fault addresses is reduced, and the method is therefore simplified.

In a further advantageous embodiment, a plurality of word lines are combined in one word line block and identified with one word block address. In this way, the number of first and second fault addresses for word lines is reduced. As a result, the method according to the invention is simplified and can be processed more quickly.

One preferred embodiment of the device according to the invention uses a first comparison unit with two rows of registers in which the first comparison method is carried out.

With the objects of the invention in view there is also provided, a device for reducing a number of addresses of faulty memory cells, including:

an arithmetic unit having a memory including word lines, bit lines and memory cells with respective addresses;

the arithmetic unit further processing, as first fault addresses, the addresses of given ones of the memory cells having been detected as faulty in a test;

5

the arithmetic unit comparing the first fault addresses with second fault addresses in a first comparison process, the second fault addresses constituting addresses of given ones of the word lines and the bit lines which are to be completely repaired; and

the arithmetic unit not storing a respective one of the first fault addresses, if the respective one of the first fault addresses corresponds to a respective one of the second fault addresses, and the arithmetic unit storing the respective one of the first fault addresses, if the respective one of the first fault addresses does not correspond to the respective one of the second fault addresses.

20 According to another feature of the invention, the arithmetic unit checks, in a second comparison process, whether more than a given number of the first fault addresses of one of the bit lines and the word lines is stored for one of a word line and a bit line, the arithmetic unit stores, as a new further
25 second fault address, the address of the one of the word line and the bit line for which more than the given number of first

fault addresses are stored and taking the new further second fault address into account in subsequent first comparison processes.

5 According to yet another feature of the invention, the arithmetic unit has a first comparison unit, the first comparison unit has a first row of serially connected registers and a second row of serially connected registers, each of the registers in the first row is assigned to a respective one of the registers in the second row; the first comparison unit has a clock input for receiving a clock signal; a first one of the registers in the first row is configured to be supplied with a first fault address, the first row of serially connected registers is configured such that the first fault address is shifted forward by a respective one of the registers in the first row at each clock signal; and the first comparison unit comparing, between clock signals, in each case the addresses of assigned ones of the registers of the first row and the second row and deleting an address of one of the registers of the first row, if the addresses of the assigned ones of the registers of the first row and the second row correspond.

According to another feature of the invention, the arithmetic unit has a second comparison unit, the second comparison unit has a third row of serially connected registers and a fourth

row of serially connected registers, each of the registers in the third row is assigned to a respective one of the registers in the fourth row; the second comparison unit has a clock input for receiving a clock signal; a first one of the registers in the fourth row is configured to be supplied with a first fault address after the clock signal; the fourth row of serially connected registers is configured such that the first fault address is shifted forward by a respective one of the registers in the third row at each clock signal; the second comparison unit comparing, between clock signals, in each case the addresses of assigned ones of the registers of the third row and the fourth row and deleting an address of one of the registers of the fourth row, if the addresses of the assigned ones of the registers of the third row and the fourth row correspond; the second comparison unit reading an address of one of the registers of the fourth row into an assigned one of the registers of the third row if the assigned one of the registers of the third row is detected as being empty during a comparison; the second comparison unit serially reading into the first row and processing, in a given operation, the first fault addresses of at least one of a word line and a bit line, the second comparison unit checking, after performing the given operation, whether more than a given number of the serially connected registers of the third row is occupied; and the arithmetic unit writing an address of one of a checked one of the word lines and a checked one of

the bit lines into a free one of the serially connected registers of the second row as a further new second fault address.

- 5 Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in a device and a method for reducing the number of addresses of faulty memory cells, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the
20 accompanying drawings.

Brief Description of the Drawings:

Fig. 1 is a block diagram of a device for carrying out the method according to the invention;

Fig. 2 is a flow chart illustrating the method sequence for carrying out the method according to the invention; and

Fig. 3 is a schematic view of a part of a memory array with a bit line block and a word line block.

Description of the Preferred Embodiments:

Referring now to the figures of the drawings in detail and first, particularly, to Fig. 1 thereof, there is shown a memory array 3 which is connected to a test device 1 via a test line 2. The memory array 3 has an output which is connected to a unit 7 via a first output line 8. The memory array 3 has a clock input 36 which is connected to a clock output 38 of a clock generator 37. The test line 2 is also connected to a first multiplexer 4.

The first multiplexer 4 has two outputs, one output being connected to an input of the first address register 5 and a further output being connected to an input of a second address register 6. The first address register 5 is connected via an output to the unit 7. The second address register 6 is also connected via an output to a further input of the unit 7. The unit 7 is connected by an output to a first row 9 of serially connected registers 11, 12, 13, 14. The first row 9 has a first, second, third and fourth register 11, 12, 13, 14. The

fourth register 14 of the first row 9 is connected via an output to a second multiplexer 19.

Furthermore, a second row 10 is connected to a fifth, sixth, seventh, eighth register 15, 16, 17, 18. The registers 15, 16, 17, 18 of the second row 10 are also connected in series. A first comparison unit 20 is provided between the first and second rows 9, 10 and is connected to all the registers of the first and second rows 9, 10. The first comparison unit 20 has a first output 40, a first input 39 and a clock input 36.

Furthermore, an arithmetic unit 51 is provided which is connected to a memory 47 via a data line 50, and to the first input 39 of the first comparison unit 20 via a seventh output 52.

The second multiplexer 19 has a clock input 36 and two outputs which are connected to a fourth row 22 and to a fifth row 33 of registers 27, 28, 29, 30, 35. The fourth row 22 has a ninth, tenth, eleventh and twelfth register 27, 28, 29, 30. A second comparison unit 31 is assigned to the fourth row 22 and is connected to all the registers of the fourth row 22. The registers of the fourth row 22 are serially connected.

Furthermore, a third row 21 with a thirteenth register 23, a fourteenth register 24, a fifteenth register 25 and a sixteenth register 26 is provided.

5 The second comparison unit 31 is connected to all the registers of the third and fourth rows 21, 22. The second comparison unit 31 has a clock input 36, a second input 41 and a second output 42.

10 The fifth row 33 is constructed with the four registers 35, so as to correspond to the fourth row 22. Furthermore, a sixth row 34 with four registers 35 is provided, which row 34 is constructed so as to correspond to the third row 21. The registers 35 of the fifth and sixth rows 33, 34 are connected to a third comparison unit 32 which has a clock input 36, a third input 43 and a third output 44. The configuration of the fifth and sixth rows 33, 34 with the third comparison unit 32 is analogous in terms of the configuration and method of operation to the configuration of the third and fourth rows 21, 22 with the second comparison unit 31, the invention being described below only with reference to the third and fourth rows 21, 22.

15 The arithmetic unit 51 is connected via an eighth output 53 to the second input 41 of the second comparison unit 31. Furthermore, the arithmetic unit 51 has a ninth output 54

which is connected to the third input 43 of the third comparison unit 32.

The clock generator 37 has a clock output 38 which is
5 connected to the clock input 36 and which sets a reference time.

The method of operation of the device in Fig. 1 is explained
in more detail below. The test device 1 serially transmits,
via the test line 2, column addresses and row addresses of
memory cells of the memory array 3, which are to be tested for
a correct method of operation, to the memory array 3. The type
of function to be checked is predefined by the test device 1
through the use of corresponding control signals. In one
preferred exemplary embodiment, the checking of the correct
method of operation of the addressed memory cells is carried
out by the memory array 3 itself through the use of test
circuits 61. If the result of the checking of the memory cell
which is identified by the address of the word line or bit
20 line is that the memory cell is faulty, a fault signal is
transmitted to the unit 7 via the first output line 8. In
parallel with the checking of the addressed memory cell, the
word addresses and bit addresses are transmitted from the test
line 2 to the first multiplexer 4. The first multiplexer 4
25 sends the word addresses to the first address register 5 and
the bit addresses to the second address register 6. The first

and second address registers 5, 6 are constructed as a shift register with an adjustable depth. The addresses of the word lines and bit lines are further processed in synchronism with the checking of the operational capability of the addressed memory cells in such a way that the corresponding address of the word line and bit line is always present at the input of the unit 7 if the corresponding signal for correct operational capability or for faulty operational capability is transmitted to the unit 7. If the unit 7 receives, via the first output line 8, for example when a word and bit address is present, the information that the memory cell identified with the word and bit address is functioning correctly, the word and bit address are deleted in the first and second address registers 5, 6, respectively. However, if a fault signal is transmitted to the unit 7 via the first output line 8, at the next clock signal the unit 7 transmits the word and bit address present at the input to the first register 11 of the first row 9 via a twelfth output 62. The word and bit addresses are further processed by the first comparison unit 20.

20

For example, a word line section address (word and bit address) of a word line which is to be completely repaired, what is referred to as a second fault address, is stored in the fifth address of the second row 10. The first comparison unit 20 compares the address of the first register 11 with the address of the fifth register 15. If the result of the

comparison is that the addresses correspond, the address of the first register 11 is deleted by the first comparison unit 20. However, if the result of the comparison is that the addresses of the first and fifth registers do not correspond, the address of the first register 11 is not deleted by the first comparison unit 20, but rather shifted on into the second register 12 at the next clock signal. At the same time, at the next clock signal a corresponding address is read into the first register 11 by the unit 7 if a fault signal is present for this address on the first output line 8 at the unit 7.

The first comparison unit 20 respectively compares, between two clock signals, the content of the first register with the content of the fifth register, the content of the second register 12 with the content of the sixth register 16, the content of the third register 13 with the content of the seventh register 17 and the content of the fourth register 14 with the content of the eighth register 18. If the result of the comparison is that the address of the register of the first row corresponds to the address of the corresponding register of the second row 10, the address of the register of the eighth row 9 is deleted.

After each clock signal, the address in the first row 9 is forwarded by one register. From the fourth register 14, the

address is transferred to a second multiplexer 19 which writes the address into a register of a fourth or fifth row 22, 33.

In this exemplary embodiment, the address is written by the fourth register 14 into a ninth register 27 of the fourth row 22 through the use of the second multiplexer 19.

At the following clock signal, the second comparison unit 31 compares the content of the ninth register 27 with the content of the thirteenth register 23, the content of the tenth register 28 with the content of the fourteenth register 24, the content of the eleventh register 29 with the content of the fifteenth register 25 and the content of the twelfth register 30 with the content of the sixteenth register 26. If the result of the comparison is that the addresses correspond, the content of the register 27, 28, 29, 30 of the fourth row 22 is deleted. If the result of the comparison is that the register of the third row 21 does not have any content, the second comparison unit 31 transmits the content of the assigned register of the fourth row 22 into the content of the corresponding register of the third row 21.

At each clock signal, the address is shifted on in the fourth row 22 by one register 28, 29, 30 if the address is not deleted or is shifted into a register 23, 24, 25, 26 of the third row 21.

The addresses can be tested by the test device 1 word line by word line or bit line by bit line or word line section by word line section or bit line section by bit line section,

5 respectively, or in any desired fashion. The test device 1 outputs, at an eighth input 63 of the arithmetic unit 53, the information that a new redundancy-compatible bit line section or word line section is being tested. The test device 1 optionally transmits to the arithmetic unit 51 the complete address of the bit line section or word line section to be tested. The arithmetic unit 51 sends a corresponding signal for the start and the end of the checking of a word line or of a bit line to the second and third comparison unit 31, 32 via the seventh, eighth and ninth output 52, 53, 54.

When the signal is received that a new word line section or bit line section is being tested, the unit 7 receives a corresponding signal from the arithmetic unit 51 so that no further addresses are read into the first row 9. The addresses
20 which are already contained in the first row 9 are then shifted through the registers of the first row 9 until the last address has reached the fourth row 22. If the last address has reached the fourth row 22, the second multiplexer 19 switches its output over to the fifth row 33. All the
25 addresses up to the last address are then shifted by the registers of the fourth row 22 and handled by the second

comparison unit 31 in accordance with the method described above.

In one advantageous embodiment, at the changeover of the word
 5 line sections or bit line sections, the datastream of the
 first row 9 is not interrupted but rather the second
 multiplexer 19 is synchronized with the datastream and then
 switches over between the fourth row 22 and the fifth row 33
 if the last address of the old word line section or bit line
 section has been transferred into the fourth row 22, and the
 first address of the new word line section or bit line section
 is still in the first row 9. The registers of the third and
 fourth rows 21, 22 are then reset to the value 0. The
 addresses of the word line section or bit line section which
 is to be newly checked are read into the first row 9 via the
 unit 7 in accordance with the method described and after the
 checking by the first comparison unit 20 they are fed to the
 fifth row 33 via the second multiplexer 19 in accordance with
 the method described.

20 The second or third comparison unit 31, 32 checks whether
 addresses are stored in more than a predefined number of
 registers of the third or sixth row 21, 34. If this is the
 case, the second or third comparison unit 31, 32 sends a
 25 corresponding overflow signal to the arithmetic unit 51. If
 the arithmetic unit 51 receives an overflow signal, the

arithmetic unit 51 transmits the address of the word or bit line just checked to the first comparison unit 20 as a new second fault address, the first comparison unit 20 writing the new second fault address into a free register of the second row 10. The second and third comparison unit 31, 32 then delete the content of the registers of the third, fourth, fifth and sixth rows 21, 22, 33, 34.

If the result of the checking by the second or third comparison unit 31, 32 is that less than the predefined number of registers of the third or sixth rows 21, 34 are occupied by addresses, the addresses which are stored in the registers of the third or sixth row 21, 31 are transmitted into the memory 47 by the second or third comparison unit 31, 32. To do this, the second output 42 and the fourth output 44 are connected to the memory 47.

If an entire memory array has been checked, the test device 1 sends a corresponding termination signal to the arithmetic unit 51. In response, the arithmetic unit 51 sends a corresponding termination signal to the first comparison unit 20 which then transmits all the second fault addresses which are stored in the second row 10 into the memory 47. However, it is ensured that all the first fault addresses have been read into the fourth row 32 or fifth row 33 via the second multiplexer 19 and have been compared with the contents of the

registers of the third or sixth row 21, 34 before the termination signal is sent to the first comparison unit 20. This ensures that a correspondingly long overrun is carried out in the processing of the addresses by the first and second or third comparison unit 20, 31, 32 so that all the addresses have been processed by the first and second or first and third comparison unit 20, 31, 32. In this way, all the registers 11, 12, 13, 14 of the first row 9 are empty before the termination signal is fed to the first comparison unit. Before the termination signal is fed to the second and third comparison units 31, 32, all the registers of the fourth and fifth rows 22, 32 are processed, and therefore empty.

Each register of the first, second, third, fourth, fifth and sixth rows 9, 10, 21, 22, 33, 34 has a bit depth which corresponds to the length of the addresses of the word lines and bit lines used. The invention has been described with reference to rows having four serially connected registers in each case, but any desired number of registers in a serial configuration can be used. The number of registers of the first and second rows 9, 10 is preferably matched to the maximum number of word lines and bit lines which have been completely repaired. If more than the maximum possible number of word lines and/or bit lines to be repaired is detected during the checking of a memory array 3, the entire memory array 3 is identified as defective and eliminated.

The number of registers which are serially connected in the third, fourth, fifth and sixth rows 21, 22, 33, 34 are preferably matched to the maximum number of bit lines or word lines to be repaired for a bit line or word line. In this way, optimum matching of the number of registers per row is achieved.

The first fault addresses which constitute addresses of a word line or bit line of a faulty memory cell and the second fault addresses which constitute addresses of word lines or bit lines which are to be completely repaired are stored in the memory 47 after the checking of a memory array 3 and can be correspondingly taken into account for a further processing operation or for further test methods.

Fig. 2 shows a schematic program sequence of the method according to the invention, an address being determined as a first fault address at program point 100, the fault address addressing a memory cell via the selected word line or bit line. The address includes the word address and the bit address of the faulty memory cell. If the memory cells are organized in the form of memory cell blocks which are jointly replaced in the event of a repair, only one word address and bit address is provided for all the memory cells of a memory cell block. The first fault address can be determined either

after a corresponding address of a word line and bit line is set by test circuits 61 through the use of a test device 1, the test circuits 61 being integrated on a memory array 3. However, the first fault address can also be determined by the test device 1 itself in that the test device 1 processes predefined test methods and compares the corresponding behavior of the memory array 3 with a prescribed behavior, and in the event of relatively large deviations detects a malfunction of the addressed memory cell of the memory array 3. In this way, a first fault address of a word line or bit line is detected, and is subsequently compared, at program point 200, with a first list of second fault addresses. In the selected exemplary embodiment, only a second fault address is stored in the first list of the second fault addresses. However, even when the program is started, the first list may still be empty. If the result of the comparison at program point 200 is that the first fault address does not correspond to one of the second fault addresses, the program branches to program point 400.

If the result of the comparison at program point 200 is that the first fault address corresponds to one of the second fault addresses, at the following program point 300 the first fault address is deleted and the program then branches to program point 500.

At program point 400, the first fault address is written into a second list of a memory. Then, at program point 500, there is the interrogation to determine whether all the bit lines of the selected word line or all the word lines of the select bit
 5 line have been checked. If this is not the case, the program then branches back to program point 100 and a new bit line or word line is selected.

If the result of the comparison at program point 500 is that all the bit lines of the selected word line or all the word lines of the selected bit line have been checked, and thus all the first fault addresses of a word line or all the first fault addresses of a bit line are stored in the second list in the memory, the program branches to program point 600. At program point 600, the arithmetic unit determines the number of different first fault addresses which are stored for the word line or bit line to be checked. Identical first fault addresses are deleted.

At program point 700 it is then checked whether the number of different first fault addresses for the selected word line or bit line exceeds the predefined number. If this is the case, the program branches to program point 800. At program point 800, the address of the word line or bit line which has just
 20 been checked is stored as a new second fault address in the first list in the memory, the second list is deleted and the
 25

program then branches back to program point 100 at which the next word line or bit line is selected.

If the result of the interrogation at program point 700 is
5 that the number of first fault addresses for the word line or bit line is smaller than the predefined number, the program branches to program point 900. At program point 900, the first fault addresses are read out of the second list and stored in a memory 47. At program point 1000, the second list with the first fault addresses is then deleted and the program branches back to program point 100.

In a further embodiment of the invention, a word line section or a bit line section is respectively checked for faulty bit lines or word lines. In the course of this process, at program point 500, it is checked here whether all the word lines or bit lines of the word line section or bit line section have been checked. If this is not the case, the program branches back to program point 100 and a new bit line or a new word
20 line is selected. If the result of the comparison at program point 500 is that all the bit lines or word lines of the word line section or bit line section to be checked have been checked, and all the first fault addresses of the word line section or of the bit line section are thus stored in the
25 second list in the memory, the program branches to program point 600. At program point 600, the arithmetic unit

determines the number of different first fault addresses of the word line section or bit line section to be checked.

At program point 700, the arithmetic unit checks whether the number of first fault addresses lies above a predefined number. If this is the case, the program branches to program point 800. At program point 800, the address of the word line section or bit line section which has just been checked is stored as a new second fault address in the first list in the memory, the second list is then deleted and the program then branches back to program point 100. At program point 100, a word line section or bit line section is again selected and checked.

If the result of the interrogation at program point 700 is that the number of first fault addresses for the word line section or the bit line section is smaller than the predefined number, the program branches to program point 900. At program point 900, the first fault addresses are read out of the second list and stored in the memory 47. At program point 1000, the second list with the first fault addresses is then deleted and the program branches back to program point 100.

The method according to the invention is not restricted to the exemplary embodiment illustrated in Fig. 2; in particular, parts of the method can be processed in parallel in terms of

their timing. For example, the program steps 100 to 500 can be stored for a new address while addresses which have run through the program steps 100 to 500 are already being further processed in the program steps 600 to 1000. Furthermore, any individual configuration of the individual program steps is possible.

The method according to the invention is processed, for example, with a device according to Fig. 1. The number of fault addresses in which a word line or bit line is detected as a word line or bit line which is to be completely repaired, is adapted individually to the memory array 3 to be tested. For example, it is possible to use different predefined numbers for a word line than for a bit line.

After all the memory cells of a memory array have been checked, the addresses, stored in the first list, of the word lines and bit lines which are to be completely replaced and the first fault addresses, stored in the third list in the memory 47, of faulty word lines and bit lines are stored for further test methods so that they can be reused later. For example, the first and second fault addresses are used for a statistical evaluation of a multiplicity of tested memory arrays. The main application of the first and second fault addresses which are determined is the calculation of redundancy and the resulting determination of the word line

sections and bit line sections to be replaced by redundant elements.

The method according to Fig. 2 uses, as first fault addresses,
 5 either the complete address of a word line or bit line or preferably the address of a word line block or of a bit line block. A plurality of word lines or bit lines which are all replaced when a word line or bit line of the word line block or bit line block is repaired are combined in a word line block or bit line block.

Fig. 3 shows a schematic view of a detail of a memory array with a plurality of bit lines 64 and a plurality of word lines 65. The memory cell 66 is connected to a word line 65 and a bit line 64. In this exemplary embodiment, in each case five word lines 65 are combined to form a first word line block 55 or second word line block 56. Furthermore, in each case four bit lines 64 are combined to form in each case a first bit line block 57 or second bit line block 58. The word lines or
 20 bit lines of a word line block or of a bit line block are always completely replaced when a word line or bit line is repaired. It is therefore sufficient if a single address, a bit block address, is used for the two bit lines of the first bit line block 57. Likewise, it is advantageous to use a
 25 single address, a word block address, for two word lines 65 of a word line block 55, 56.

Above the memory array in Fig. 3, individual bits of the bit line address and individual bits of the word line address are represented schematically. The most significant bit of the bit line address is used to address an upper half and a lower half. The second most significant bit is respectively used to address an upper part of the upper half and a lower part of the lower half of the memory array. Likewise, the most significant bit of the word line address is used to address a left-hand half and a right-hand half of the memory array.

Thus, the most significant bit and the second most significant bit of the bit line address and in addition the most significant bit of the word line address are necessary for unambiguously addressing the left-hand upper region, for example. This bit line section or word line section is clearly identified only by the bit line address and the word line address.

The invention is not restricted to the device and method described in the exemplary embodiment but rather can also be applied in other embodiments of the device or of the method.

The device according to the invention and the method according to the invention are preferably used for testing memory arrays

of a semiconductor memory which are constructed in the form of
a matrix.

10016863.121491